Abstract-This paper presents a method to enhance the dc-bus voltage-control loop of a single-phase grid-connected dc/ac converter, which improves its responses in terms of oscillation on its dc-bus voltage as well as its output ac current. Conventionally, the double-frequency (2-f) ripple is reduced by using a large electrolyte capacitor, which increases the cost and size of the system. A stateof-the-art approach is to use a notch filter (NF) to block the 2-f ripple in the voltage-control loop. This can significantly reduce the capacitor size. The existing presentations of this method, however, do not integrate the internal dynamics of the NF into consideration. This paper proposes a new way of implementing the NF, which allows integration of its internal variables into the control loop. The resulted system exhibits enhanced transient responses at both the dc-bus voltage and the output ac current. The proposed method is analyzed in detail and its effectiveness is verified through simulations and experimental results.
I. INTRODUCTION

S
INGLE-phase converters are widely used in low-power distributed generation (DG) applications such as residential roof-top solar photovoltaic (PV) generators [1] , [2] , low-power rectifier applications [3] , and on-board electric-vehicle (EV) chargers [4] , [5] . In addition to power exchange, they can also participate in offering ancillary services to the grid. One particular issue with the single-phase converters is the doublefrequency (2-f) ripple that is generated on the dc-bus voltage due to the ac power. Conventionally, large capacitors are used to ensure that this ripple does not exceed the limits. This compromises the lifetime, size, and cost of the converter [1] , [3] , [6] , [7] . Another solution is to use an auxiliary circuit that draws constant current from the source and creates a high dc voltage to provide the needed pulsation [7] - [10] . However, this increases J. Lu is with the Department of Science and Engineering, Griffith University, Brisbane, Qld. 4111, Australia (e-mail:,j.lu@griffith.edu.au).
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A state-of-the-art approach is to use a method of blocking the ripples and preventing them from propagating into the control loop and spoiling its variables [11] , [12] . This approach succeeds in substantially reducing the capacitor size but can produce extra oscillatory transient responses. Such oscillations must be maintained within limits in order to facilitate integration of such converters at a high penetration level. Fig. 1 illustrates the typical closed-loop control that is commonly used for a grid-connected single-phase converter, where v bus is the actual bus voltage, V bus,ref is the reference value of the bus voltage, and v PLL is the normalized sinewave signal whose phase angle is generated by a phase-locked loop (PLL) and synchronized with the grid voltage v s . The variable I ref is the output signal of the voltage-control loop and is used as an amplitude, which is multiplied by v PLL to generate a reference value i ref for the current controller. Accordingly, i ref is synchronized with the grid voltage so that the system can work with unity power factor. To sum up, the outer loop is responsible for controlling the bus voltage while the inner loop controls the current.
The 2-f ripple of the bus voltage circulates into the inner loop through its reference signal (i ref ). As a result, such a disturbance inside the current controller demands the sluggish tuning of proportional-integral (PI) controllers to prevent the propagation of the ripples into the system. Otherwise, it translates into third harmonics and also phase deviation on the grid-side current [13] .
In [5] , a low-pass filter (LPF) is used in the voltage-control loop of a single-phase EV charger. However, the LPF causes a very low convergence rate, as reported in [11] . A dc-observer concept is proposed in [11] for this purpose. This method effectively removes the 2-f ripple, but it shows some high transient oscillations during a step change of the bus voltage, which may be related to its redundant structure, i.e., using three differential equations for a system that can be modeled at the order of two.
In [12] , a second-order notch filter (NF) is used in the voltagecontrol loop to block the 2-f ripples. It succeeds in its main task and results in a significant reduction in the capacitor size while improving the ac-side power quality. This approach appears to be the state of the art. It, however, causes some additional oscillatory peaks and transients due to its fast response and small capacitor.
It is noted that all the existing techniques use some sort of filtering (or estimation) on the bus voltage, which is of higher order. This will introduce additional modes (or poles) into the system. This lowers the overall damping of the system, increasing response overshoots, oscillations, and settling time. This issue, which is not addressed in the literature, is the focus of this paper. The proposed idea is to deploy the internal variables of the filters (or estimators) in the control loop to allow more degrees of freedom to improve the overall system damping. But this is a challenge because the internal variables of the filter are spoiled by 2-f ripples and their direct deployment will introduce those ripples into the loop. Therefore, a new way of modeling such filters is required to ensure that the new variables are dc in nature.
We formulate our approach in the context of the method of [12] . An adaptive filter was first introduced in [14] and then modified in [15] to be used for harmonics extraction in a singlephase active-power filter. This is indeed, under certain mild conditions, an alternative time-varying implementation of an NF. Moreover, its internal variables are dc in nature. This is a significant advantage and is built on in this paper to enhance the performance of the dc-bus voltage control in a single-phase converter.
After formulating the approach, the paper develops a design method for additional feedback terms. The proposed method does not engage any new hardware or control dynamic, but it only feeds back some already existing variables in the control loop. Overall, the damping improvement of the control loop is confirmed by analysis, computer simulations, and experimental results. The proposed approach also facilitates making the loop adaptive to grid frequency variations without requiring any additional control stages. This is due to the fact that the new implementation of NF allows directly using the phase angle of the PLL in the NF. [13] . In this model, the current controller is assumed to be much faster than the voltage loop. The LTI loop shown in Fig. 2(b) is verified in [13] 
II. MODELING OF BUS-VOLTAGE-CONTROL LOOP
The parameters ζ and ω n in (2) are defined by
The variable P in , which is the input power of the loop, is given by P in = P bus + P out , where P bus is the power that flows through the dc bus and P out = v s i s approximates the converter's injected/absorbed power.
The normalized peak fluctuation of the bus voltage V p caused by the input power disturbances can be obtained from (2), [13] and is given by
Due to the fact that bus-voltage ripple is originated from the oscillating component of the input power P in = V s I s 2 , which passes through Fig. 2(b) , the magnitude of the bus-voltage ripple in full power is given bỹ
. Accordingly, the normalized current ripple ratio R p is defined and calculated in [13] as
where I 2 is the amplitude of the 2-f ripple of the current and is clearly observed from Fig. 2 (b) to be
and finally, again from Fig. 2(b) , the magnitude of the busvoltage ripple is given by
From (8), it can be seen that V ripple is directly affected by changing the input power P in , C bus , and V bus,ref . In [13] , a design algorithm is proposed to determine the controller gains k and τ and the capacitance C bus . In [12] , the NF is used to block the 2-f ripples of the dc-bus voltage and to prevent those ripples from propagating in the control loop. This will relax the tight limits on C bus and allows reducing its size. This will, however, introduce additional dynamics into the loop that are not fully integrated and cause oscillatory responses during sharp transients.
III. PROPOSED DC-EXTRACTION METHOD
A. Alternative Implementation of NF
Generally and dominantly, the bus voltage in a single-phase converter has a dc and a 2-f component and can be expressed as
where V bus,dc is the dc component and v 2f (t) = A 1 sin(2ωt) + B 1 cos(2ωt) represents the 2-f ripple term. In (9), ωt represents the grid voltage phase angle. The 2-f component of v bus (t) in (9), which is supposed to be estimated by the proposed algorithm, is expressed aŝ
where K 1 and K 2 are the estimated amplitudes of the sine and cosine terms of v 2f . The estimated dc offset is
The gradient descent (GD) method is used to estimate K 1 and K 2 in (10). The cost function J is defined as
According to the GD method
where μ is the convergence gain of the algorithm and is a 2 x 2 positive diagonal matrix. Solving (13) results iṅ
The integrals ofK 1 andK 2 are performed, and the results are substituted in (10) to generatev 2f (t) aŝ
According to (16) , the determinedv 2f (t) has no dc offset. Now, (11) is used to calculate Y bus,dc . Fig. 3 shows the block diagram of the proposed dcextraction method. According to (10) and (11), Y bus,dc (t) = v bus (t) − K 1 sin(2ωt) + K 2 cos(2ωt). Assuming μ 1 = μ 2 = μ, two state variables x 1 and x 2 can be defined as follows: The derivative of (17) and (18) can be expressed aṡ
x 2 = −μY bus,dc sin (2ωt) cos (2ωt) + 2ωK 1 sin (2ωt)
Simplifying (19) and (20) 
Due to the fact that Y bus,dc = v bus − x 1 , where x 1 =v 2f according to (11) , the feedback coefficient of the algorithm is derived as
and the transfer function of the closed-loop system from v bus (s) to x 1 (s) is determined as
and accordingly, the transfer function of the closed-loop system from v bus (s) to Y bus,dc (s) is determined as
which is a second-order NF. Denoting μ Δ = 4ζω, where ζ is the damping of poles, the movement of poles of (24) when ζ varies between 0.05 and 0.8 is shown in Fig. 4 . The settling time of the filter responses may be approximated by t s ≈ 5/μ for appropriate values of ζ. For instance, for the gain of the proposed algorithm equal to μ = 500, the settling time is approximately t s ≈ 10 ms. For this settling time, ζ is approximately equal to 0.4. This design appears to be a desired starting point for the filter, in terms of giving it an adequate swiftness of its responses without causing excessive overshoots, and is used to implement and test the proposed dc-extraction method throughout this paper.
This NF implementation has the great advantage that K 1 and K 2 are dc in nature and can be treated as internal state variables and used for further feedback signals to improve the performance of the dc-bus voltage loop as further explained later. The dynamical system of the proposed NF implementation can be expressed as
The Averaging Theorem can be used to obtain the averaged system [15] by integrating (25) over a full cycle. This entails that
where A 1 and B 1 are defined in (9) . On the other hand, due to the fact that A 1 and B 1 are the amplitudes of the stationary quantities of v bus (t) and also considering the magnitude of the bus-voltage ripple given by (8), they can be represented by
where P in is the input active power and Q in is the reactive power. (28) and (29) can be expressed by This concludes that K 1 and K 2 contain the dynamics of I d and I q through a simple LPF
In (32) and (33), α =
. Finally, it must be noted that the proposed method is frequency adaptive since the available PLL supplies the angle ωt to the filter.
IV. PROPOSED BUS-VOLTAGE-CONTROL LOOP
This section presents the approach of designing a busvoltage-control loop via including the two state variables of the proposed dc-extraction method [G ANF (s)] to improve the dynamic response of a single-phase dc/ac controller.
A. Structure of the Proposed Bus-Voltage-Control Loop
The proposed control structure is shown in Fig. 5 . The two state variables of G ANF (s), K 1 and K 2 , are used as the two additional proposed feedback variables to improve the system's dynamic response. Two extra feedback gains [γ 1 , γ 2 ] are used for the two new state variables. Fig. 6 shows the LTI model of the current controller and the plant that represents a dc/ac converter with an L filter.
The current-control loop operates based on the DQ transformation technique so that two PI controllers G PI2 (s) and G PI3 (s) regulate I d and I q to be matched with the two reference signals. The gains of G PI2 (s) and G PI3 (s) are selected based on the system's LTI model in Fig. 6 following a procedure presented in [16] . The gains of G PI1 (s) (the PI controller of the voltagecontrol loop) are selected from the characteristic equation of the LTI model of the bus voltage that is shown in Fig. 2(b) . Accordingly, the characteristic equation of the voltage-control loop, including G ANF (s), is derived as
According to the Routh-Hurwitz table [17] , (34) is in a stable
, where μ is given in (24). Therefore, k and τ could be selected while the stability of the system is ensured. Fig. 7 shows the trajectory of the closed-loop poles of (34) when μ changes from 50 to 1000. As shown, the zeros and poles of the system are moving toward the negative region of the real axis, verifying the stability of the whole system for various selection of μ in the proposed dc-extraction algorithm.
B. Design of Proposed Feedback Gains
In this section, the gain γ selection for the proposed feedback loops, and how they improve the system dynamic, is presented using root-locus analysis. To do so, the LTI model of Fig. 5 is simplified, as shown in Fig. 8 . The model includes the voltagecontrol loop, G ANF (s), current-control loop (the D-axis), and the plant. The root-locus of the control block diagram of Fig. 8 is obtained using the characteristic equation of the system, which is expressed as follows: where L 1 , L 2 , and L 3 are the three loop transfer functions shown in Fig. 8 and given by
(37) Fig. 9 shows the loci of the roots of (35) versus the parameter γ increasing from 0 to 0.5, with a step change of 0.005. The gain μ = 500, as designed in Section III, and the system parameters in Table I are used for this analysis. As Fig. 9(a) shows, when γ increases from zero, the low-frequency poles (dominant poles) and the higher frequency poles start moving toward a better damping position. For instance, while γ increases from 0 to 0.3, the damping of the two low-frequency poles increases from 0.56 to 0.78, which corresponds to an overshoot reduction of 12% to 1.9%, respectively [see Fig. 9(b) ]. Similarly, the damping of the two higher frequency poles increases from 0.42 to 0.45. This validates the contribution of the proposed feedback loop L 2 to improve the dynamic response of the voltage-control loop. From the loci of Fig. 9 , it is concluded that the new feedback gain can improve the dynamics of the system provided that 0 < γ ≤ 0.3. Accordingly, γ = 0.15 is selected as an appropriate gain for implementation and testing of the system throughout this paper. It should be noted that the same gain (γ 1 = γ 2 = 0.15) is used for the two proposed feedback loops in Fig. 5 . In this section, the root-locus analysis of I q control is ignored due to the fact the transient of the I q control has the minimum impact on the dynamics of the bus-voltage-control loop. Fig. 10 shows the algorithm of an enhanced-PLL (EPLL), which is assigned to generate θ for G ANF (s). The EPLL can accurately track the phase angle of the grid voltage v s and send it to G ANF (s); thus, the proposed algorithm can operate in a frequency-adaptive mode. The design details of the EPLL are presented in [18] and [19] . Fig. 11 shows the studied system, which includes an H-bridge voltage-source dc/ac converter and an interleaved two-leg buck- boost dc/dc converter. The design of the converters is presented in [20] . Therefore, the design details are omitted in this paper. The proposed dc-extraction method G ANF (s) is utilized to remove the 2-f ripple of v bus , thus isolating the control loop from such a disturbance. Otherwise, propagating the 2-f ripple into the current controller could cause third harmonics as well as phase deviation on the grid-side current i s . While G ANF (s) is applied, not only the 2-f ripple is removed, but also the whole control system can be designed with larger bandwidth [13] . The direct application of angle from EPLL to the G ANF (s) makes it frequency adaptive.
V. PERFORMANCE EVALUATION OF THE PROPOSED DC-EXTRACTION TECHNIQUE VIA SIMULATION RESULTS
In this section, the dynamic reponse and steady-state performance of the proposed method is evaluated via several tests performed in MATLAB Simulink. First, the dynamic response of the proposed method is tested and compared with the dc observer in [11] . Then the proposed method and the conventional NF of [12] are compared in the single-phase dc/ac converter controller. Fig. 12(a) shows a transient test of the proposed dc-extraction method, and Fig. 12(b) shows the response of the dc obsrever in [11] during a quick step change of a bus voltage from 200 V → 400 V. While the two methods are tuned to achieve an equal settling time, their transient responses are compared. The proposed method exhibits lower oscillations. It should be noted that the high transient of the conventional method is already presented in [11, p. 4540] .
A. Dynamic Evaluation
In another test, the proposed and the conventional NFs are compared when they are applied to the voltage-control loop of the single-phase dc/ac converter presented in Fig. 11 .
The voltage-control loop that is used for this test is designed using the guideline presented in [13] to limit the maximum bus-voltage ripple by 5% of the nominal voltage value. Table I summarizes the system parameters, which are used similarly for the two tested methods (proposed and conventional NFs). Fig.  13 shows the result of this comparison during a bus-voltage variation of 400 V → 500 V → 400 V. Using the same testing platform and similar damping of 0.4 used for both G ANF (s) in (24) and the conventional NF, the voltage-control loop, including the proposed technique, exhibits a better dynamic response at the three step changes in the bus voltage. This verifies the contribution of using the two proposed feedback loops and validates the root-locus analysis. Fig. 14(a) shows the dynamic responses of the two systems during a startup bus voltage variation of 0 V → 400 V, and Fig. 14(b) shows the converter's output currents i s . As can be seen, the oscillations of the bus voltage using NF translate into oscillations in the ac current while the proposed method exhibits much more stable current responses.
In another test in Fig. 15(a) , the proposed method is tested against a higher disturbance of both bus-voltage command variation (400 V → 500 V) and a power jump (1 kW → 3 kW) at the same time. As shown, although the the proposed method ex- hibits a higher overshoot than the previous test due to the added disturbance of the power jump, its performance still shows better dynamics than the NF. Fig. 15(b) and (c) shows the converter's output current using the proposed and the conventional NF, respectively. Fig. 16 shows the steady-state response of the proposed method and its ripple-cancellation feature via comparing i s before and after applying the proposed method. As Fig. 16(a) shows, after applying the proposed method to the control system of the dc/ac converter, the third harmonic is completely removed from i s , whereas i s includes the third harmonic when the system excludes the proposed method [see Fig. 16(b) ]. Such a third harmonic elimination is shown and confirmed in Fig. 16(c) by means of the fast Fourier transform (FFT) of i s before and after applying the proposed method. Fig. 17(a) shows the system's operation during load switching from 3 to 1 kW that changes V ripple from 25 to 8.4 V, respectively [according to (8) ]. As shown, when the proposed method is used, the bus voltage exhibits lower fluctuation during such a disturbance. Fig. 17(b) compares the dynamic responses of the two systems during load switching from 1 to 3 kW. As shown, when the input power increases, the proposed system exhibits improved dynamic response than the conventional system.
B. Steady-State Evaluation
VI. PERFORMANCE EVALUATION OF THE PROPOSED DC-EXTRACTION METHOD VIA EXPERIMENTAL RESULTS
The aim of the experimental tests is to validate the simulation results and to show the robustness of the proposed system in a real system and in the presence of noise. The proposed method is evaluated by both stand-alone and grid-connected testing. The stand-alone tests are performed to show the individual dynamic response of the proposed dc extraction (see Fig. 3 ) as well as its frequency-adaptive performance. The grid-connected tests are carried out to show the influence of the proposed method on the dynamic of the whole voltage-control loop and validate the mathematical analysis as well as the simulation results.
For stand-alone testing, emulated system components, the bus voltage v bus , grid voltage v s , and grid current i s are internally generated by a TMSF28335 controller via programing in C-language and sent to digital-to-analog converter (DAC) through a serial peripheral interface (SPI).
For grid-connected testing, the proposed system in Fig. 11  is implemented and investigated. Fig. 18 shows the laboratory prototype of the system, and its parameters are summarized in Table I . A four-leg SEMISTACK-IGBT is used as the dc/ac and dc/dc converters. A Chroma 63800 electronic load, a Sorensen XG 600-1.4 programmable dc power supply, and an MI 2883EU Class S power quality analyzer are also used for experimental testing. Fig. 19 shows the response of the proposed algorithm (see Fig. 3 ) during a step change of v bus from 400 to 450 V. As shown, the proposed dc-extraction method perfectly tracks the bus voltage v bus and generates its dc offset during the rising step change. The grid frequency is fixed at 50 Hz for this test. The result of this test validates the simulation results in Fig. 12(a) . In another test, the grid frequency is rapidly changed from 50 to 70 Hz and the response of the proposed method is compared with the conventional nonadaptive NF in [12] . The conventional NF [see Fig. 20(a) ], which is tuned at the center frequency (50 Hz) exhibits maloperation at the different frequency (70 Hz), whereas the proposed method in Fig. 20(b) is able to track the frequency deviation and tune its bandwidth to generate the dc value of v bus . The EPLL in Fig. 10 is used for generating θ so that no extra algorithm needs to be added to the design of the converter. In this paper, such an exaggerated frequency deviation (+20 Hz) is used to show the robustness of the system in a visible way.
A. Stand-Alone Testing
B. Testing the Proposed Method in a Grid-Connected Single-Phase DC/AC Converter
The designed system in Fig. 11 that includes the proposed control method is implemented, and its performance is evaluated in this section. Fig. 21 shows the steady-state performance of the system and compares the responses before and after applying the proposed dc-extraction method. As Fig. 21(a) shows, V ripple = ±5.6 V is placed on v bus , which is consistent with the theoretical calculation of (8) . As shown, such a ripple is translating as third harmonic on the converter output current i s . In Fig. 21(b) , the 2-f ripple is completely removed from the bus voltage and the third harmonic is subsequently minimized, which verifies the simulation results of Fig. 16 . The FFT of i s is shown in Fig. 21 (c) before and after applying the proposed method. As also shown, the proposed dc-extraction method does not affect the existing system noise, validating its robustness and the independency of its operation in the presence of other disturbances, in terms of removing the 2-f ripple.
In another test, in Fig. 22 , the dynamic response of the system in the grid-connected mode using both the proposed method and the conventional NF in [12] is evaluated during a bus-voltage variation of 200 V → 250 V. In this test, the injected power is fixed at 780 W. As shown, using the proposed method in Fig. 22(a) . The result of this test revalidates the simulation result of Figs. 13 and 14 . Fig. 23 shows the dynamic performance of the system during a power jump of 0 W → 780 W while the bus voltage is regulated at 200 V. This test also shows the better dynamic response of the control system when the proposed method is used. The result of this test revalidates the simulation results of Fig. 17(a) .
Finally, in the last test, the transient of the system is shown when the load is disconnected, reducing the power from 780 W→0 W. Such a quick switching off the load causes an inevitable transient, mainly on v bus . However, when the system uses the porposed technique, this transient is significantly lower, as shown in Fig. 24(b) . The results of this test are consistent with the simulation results in Fig. 17(b) .
VII. CONCLUSION
This paper identifies a time-varying implementation of the second-order NF and, subsequently, adds two additional internal feedback loops to enhance the transient responses of singlephase grid-connected dc/ac converters (including both rectifiers and inverters). The new feedback loops do not require any additional measurements, and they are only based on internal NF variables. A method for designing the proposed feedback gains is also developed. The simulation results verify the superior dynamic and steady-state performance of the proposed con-troller compared with conventional methods. The proposed technique is also adaptive with frequency via receiving synchronization data directly from the PLL. As a result, no extra frequency-detection algorithm needs to be added to the design of a converter. The experimental results are also presented to confirm the analytical and simulation results.
